Magnetic skyrmions, topologically non-trivial spin textures, have been considered as promising information carriers in future electronic devices because of their nanoscale size, low depinning current density and high motion velocity. Despite the broad interests in skyrmion racetrack memory, researchers have been recently exploiting logic functions enabled by using the particle-like behaviors of skyrmions. These functions can be applied to unconventional computing, such as stochastic computing (SC), which treats data as probabilities and is superior to binary computing due to its simplicity of logic operations. In this work, we demonstrate SC implemented by skyrmionic logic devices. We propose a skyrmionic AND-OR logic device as a multiplier in the stochastic domain and two skyrmionic multiplexers (MUXs) as stochastic adders. With the assistance of voltage controlled magnetic anisotropy (VCMA) effect, precise control of skyrmions collision is not required in the skyrmionic AND-OR logic device, thus high thermal stability can be achieved. In the two MUXs, skyrmions are driven by Zhang-Li torque or spin orbit torque (SOT). Particularly, we can flexibly regulate the
skyrmion motion by VCMA effect or voltage controlled Dzyaloshinskii-Moriya Interaction (VCDMI) effect in the SOT-driven case. In our design, an 8-bit stochastic multiplier and an adder are further verified by micromagnetic simulations, which are competitive in terms of time efficiency and energy cost in comparison with typical CMOS based stochastic circuits. Our work opens up a new route to implement SC using skyrmionic logic devices.
Ⅰ. INTRODUCTION
Magnetic skyrmions are topologically stable chiral structures, which are generated at the B20-type bulk materials or ultra-thin ferromagnetic (FM) layers favored by Dzyaloshinskii-Moriya Interaction (DMI) [1] [2] [3] [4] [5] [6] . Due to their small size, high motion velocity and low depinning current density, skyrmions have been considered as promising carriers to transfer information in future electronic devices [7] [8] [9] [10] . Over the past years, much effort has been devoted in developing skyrmion based racetrack memory [11] [12] [13] [14] [15] [16] , which requires no mechanical parts and shows great potential in advanced high-density storage applications. Moreover, by exploiting the particle-like behaviors of skyrmions, logic device concepts with high operation speed and low power consumption have also been proposed.
One of the most essential application of skyrmionic logic device is to support stochastic computing (SC), which can be realized by AND and multiplexer (MUX) logic operations. SC is an unconventional computing method that treats data as probabilities [17] [18] [19] . A N-bit stochastic number (SN) bit-stream with X 1s denotes a probability of P = X/N, indicating the probability of observing bit 1 at a bit-stream. SC has been applied in the massively parallel computing system for its good tolerance to soft errors as well as high operation speed [20] . Besides, SN and X are flexible, which brings great convenience to its applications. To date, SC has been typically implemented in CMOS based stochastic circuits, which suffers from the challenges of power consumption and area cost [21] [22] . Skyrmionic logic devices emerge as a solution to these issues. However, the existing proposals of skyrmionic AND logic devices encounter low room temperature stability due to the narrow width of the racetrack and the requirement to precisely control skyrmions collision to execute logic operations [8, 23] . In addition, no skyrmionic MUX has been proposed yet.
In this work, we propose a skyrmionic AND-OR logic device and two types of skyrmionic MUXs regarding the skyrmions motion manner to implement SC. In the skyrmionic AND-OR logic device, which acts as a stochastic multiplier [24] in SC, skyrmions are driven by spin orbit torque (SOT) [25] [26] [27] and guided by voltage controlled magnetic anisotropy (VCMA) effect [28] [29] [30] . Therefore, it is not necessary to accurately control skyrmions collision to execute logic operations and this device can tolerate the thermal diffusion under T = 250 K. In the skyrmionic MUXs operating as a stochastic adder [24] , skyrmions can be driven by Zhang-Li torque or SOT. VCMA effect or voltage controlled DMI (VCDMI) effect [31] is used to dynamically modify the energy landscape to regulate the skyrmion motion in such devices. Based on the above single-bit logic device, 8-bit SN stochastic multiplier and stochastic adder are further confirmed by micromagnetic simulations. Subsequently, the performance of the proposed skyrmionic logic devices is analyzed, which shows broad prospects on implementing SC compared to typical CMOS based stochastic circuits.
Ⅱ. Skyrmionic AND-OR Logic Device
In the proposed structure shown in Fig. 1(a) , the skyrmionic AND-OR device is mainly composed of three parts, including heavy metal (HM) layer, ferromagnetic (FM) layer and two electrode gates. The HM layer, which is beneath the FM layer (not shown in the figure), is used for the flow of driving current to drive skyrmion from the left side to the right side by the spin Hall effect [32] . We apply positive voltages on electrode gate 1 (Vg1) and 2 (Vg2) (see Fig.1(b) ), increasing the potential energy of the FM layer beneath Vg1 and Vg2 to guide the skyrmion motion. The effect of a voltage V on the perpendicular magnetic anisotropy (PMA) [33] can be calculated by the equation Kg = Ku + ξ · V / (d · h), where the VCMA coefficient ξ is set as 48 fJ·V -1 ·m -1 according to previous reports [29] , d denotes the thickness of the insulator layer between electrode gates and the FM layer, and h is the thickness of the FM layer, which are both set as 1 nm in our simulations. Precisely, if a +2 V voltage is applied on one electrode gate, the PMA of the FM layer beneath it will increase from 0.8 MJ·m -3 to 0.896 MJ·m -3 , creating an energy barrier blocking the skyrmions from crossing this region. and Vg2 to guide the skyrmions motion. Fig.1 (c-e) demonstrates the top-viewed simulation snapshots under three different inputs. The data "1" or "0" is encoded by the presence or absence (in FM background) of a skyrmion. In the circumstance with only one skyrmion input, this skyrmion will enter OR lane and be blocked at a position near Vg2 under the joint effect of VCMA, JSOT = 6 MA·cm -2 for 3 ns and repulsion from the edge [34] [35] . After the positive voltage on Vg2 is removed, the skyrmion finally outputs from the OR lane. Therefore, the OR and AND lane generate an output of "1" and "0", respectively. In the case with two skyrmion inputs, the first skyrmion (from In0) stops near Vg2, similar to the aforementioned behavior. The subsequent skyrmion (from In1) is then blocked because of the repulsion from the first skyrmion and the energy potential caused by Vg1. At t = 3 ns, the voltage on Vg1 is set to 0 V and JSOT increases to 10 MA·cm -2 . Thus, the subsequent skyrmion will be driven to the AND lane by a combined effect of skyrmion Hall Effect [36] [37] [38] [39] [40] , skyrmion-skyrmion repulsion and skyrmionedge repulsion while the first skyrmion moves out from OR lane after the voltage on Vg2 returns to 0. In this case, both OR and AND lane give rise to an output of data "1".
Obviously, AND-OR logic function is realized in our proposed device. Note that during these operations, it is not necessary to precisely control the skyrmion-skyrmion collision. However, in the previous proposals [8, 23] , this is required to realize logic function, which will suffer from instability in the presence of thermal effect and pinning.
We further verify the function of the proposed AND-OR Logic device at T = 250 K (See Appendix B for details), indicating the higher thermal stability of our device.
Moreover, we designed an 8-bit stochastic multiplier, using the proposed single-bit skyrmionic logic AND-OR device as the stochastic multiplier cell. After 168 ns, AND lane will output the binary sequence of "0, 0, 1, 0, 1, 0, 1, 0", i.e., a probability of Pout = 3/8, which denotes the multiplication result of two inputs.
Ⅲ. Skyrmionic MUXs
Addition operation in SC can be performed by a MUX [24] , where two input bitstreams (In1, In0) are selected by a select signal S with a probability of 0.5, thus the output bit-stream owns a probability that is half sum of the two inputs. Considering the feature of a MUX and the particle-like behaviors of skyrmions, we propose two types of skyrmionic MUXs regarding the skyrmion motion manner. Fig. 3(b) ). If the current density is too high, skyrmions will quickly go through the interface, leading to a small displacement along y direction, not enough to realize the function. Profile of the driving in-plane polarized current JSTT. Note that a damping constant α = 0.1 is used in the simulations of (a) to obtain large enough skyrmion deflection.
However, this scheme has several shortcomings. First, the stability and the power efficiency of this device will be affected by the crush of skyrmions. Second, deflection toward -y direction at the interface can only be achieved when skyrmions are driven by the Zhang-Li torque (See Appendix C for the simulation results of SOT-driven case and Discussion for explanation), which consumes more energy and time than the SOTdriven case. In addition, the skyrmion displacement along the y direction is inversely proportional to the damping constant [41] , which indicates that the damping constant should be relatively low (α = 0.1 is used in this simulation) to enable an enough displacement. However, in the widely studied Pt/Co system, damping is usually larger than 0.1 [42] .
Therefore, we propose another scheme of skyrmionic MUX where skyrmions are driven by SOT. There are two copy lanes (C1, C0) outputting the data that is not selected by S. As shown in Fig. 4(a) , an oblique interface is introduced to guide the skyrmion motion. Three electrode gates (VG1, VG2, VG3) are used to lower the DMI value of the FM layer beneath the electrode gates through the VCDMI effect [31] . VG1 and VG3 are always applied with the same voltage, which are used to select the input skyrmion from In1. By contrast, a voltage different from VG1 and VG3 is applied on VG2 to select skyrmion from In0. The select signal S can be produced by a random number generator (RNG) [43] [44] [45] , where the probability of "1" is 0.5. When the random number from S is 0, D2 will decrease to 3.2 mJ·m -2 , creating a high energy barrier to guide skyrmions from In0 to enter the OUT lane. In the meantime, D1 and D3 remain unchanged (default value D = 3.5 mJ·m -2 ). Therefore, skyrmions from In1 will output from C1. When the random number is 1, only VG1 and VG3 are selected, lowering D1 and D3 to 3. During the operation, the 0.3 mJ·m -2 difference of DMI can sustain a max current density of JSOT = 6.1 MA·cm -2 . If the current is higher, skyrmions from In1 will go through the VG1 region and enter the C1 lane, leading to the wrong logic output. Except for VCDMI, VCMA effect can also be used to change the local potential energy. Fig.   4 (b) shows the schematic of a skyrmionic MUX using the VCMA effect. Like Fig. 4(a) , three voltage gates are placed to modify the energy landscape in the device. In our simulations, we apply a +1 V voltage on the electrode gates to increase the local PMA energy density from 0.8 MJ·m -3 to 0.848 MJ·m -3 . In this case, the max current density is JSOT = 3.0 MA·cm -2 , otherwise skyrmions will enter wrong lanes. Materials with higher VCMA coefficient or higher voltages can be used to improve the device speed.
Based on the single-bit MUX device using the VCMA effect, we further design an 8-bit stochastic adder. Fig. 5(a) is the schematic of an exact addition computation of 1/2 · (7/8 + 3/8) performed by a MUX. The structure of the proposed 8-bit skyrmionic stochastic adder is shown in Fig. 5(b) . Following the timing diagram in Fig. 5(c) , the proposed skyrmionic MUX can select the skyrmion from In1 or In0 depending on the sequence S produced by a RNG. Like the 8-bit stochastic multiplier, a high current JSOT = 10 MA·cm -2 for 2.2 ns is used every 17.2 ns to enable skyrmions cross the notches and to synchronize the skyrmions. Therefore, the whole duration to complete the 8-bit MUX logic operation is 137.6 ns. Fig. 5(d) shows the snapshots of the magnetization configuration at selected times. We can find that there are five skyrmions on the 8-bit OUT lane, denoting a probability of Pout = 5/8, which is exactly the half sum of the two input probabilities of P1 = 7/8 and P0 = 3/8. 
Ⅳ. Discussion

A. Skyrmion dynamics at an interface where DMI changes
To understand the skyrmion dynamics in the two proposed MUXs, we investigate the trajectory of skyrmions driven by the Zhang-Li torque or SOT based on the Thiele equation which assumes that skyrmions are rigid during the steady motion.
We first analyze the skyrmion dynamics driven by the Zhang-Li torque. The Thiele equation for this case reads [46] : = s F ∬( ) 2 is the dissipative force; = −∇ ( ) is the force induced by the interface where DMI changes with V(r) denoting the system energy when a skyrmion locates at position r. Assume that we apply an in-plane current along -x direction and the interface is exactly along y direction as shown in Fig. 3(a) , the solution to Eq. (1) is given by:
where Fi denotes the magnitude of the force .
If D1 = D2 or skyrmions are far away enough from the interface, we can set Fi = 0 in Eq. (2) . As a consequence, we obtain x = 2 2 +( ) 2 and y = − 2 +( ) 2 . This illustrates that skyrmions will gain a velocity along +x direction in this case, which is the feature of the Zhang-Li torque driven domain wall motion dynamics. In contrast, whether skyrmions move toward +y or -y direction depends on the sign of skyrmion number Q. In our simulations, we get Q = 1 because the magnetization of the background FM layer points along +z direction. Therefore, vy is negative, which agrees with the trajectories as shown in Fig. 3(a) . Further, the skyrmion Hall angle θsk, which describes the deviation of skyrmions from x direction, is given by sk = atan ( y x ) = −atan ( ). If the skyrmion radius R is larger than the domain wall width ∆, θsk can be well simplified to −atan ( 2∆ ) [47] . Taking the parameters used in Fig. 3(a) , θsk is Fig. 4(a) . If D1 ≥ D2, FSHE + Fi = 0 can be achieved when skyrmions gradually approach the interface. Thereafter skyrmions remain static, as indicated by Fig. 7(a) . Therefore, in the MUX displayed in Fig. 3(a) where the interface is along y direction, only Zhang-Li torque can be used to realize the MUX function.
If an oblique interface is introduced, as is the case in Fig. 4(a) , can be expressed as = ( ix , iy , 0). Therefore, the solution to Eq. . Subsequently, we can obtain:
Therefore, we can guide skyrmions motion along a designed interface when a proper SOT current is applied. Since Fi can also be generated at the interface where PMA changes, VCMA effect can be used to realize similar function, as shown in Fig. 4(b) .
Note that if the applied SOT current is too high, Fi provided by the interface may fail to satisfy Eq. (6) . Under this circumstance, skyrmions can go through the electrode gated regions, resulting in wrong outputs.
B. Performance evaluation of SC implemented by skyrmionic logic devices
As shown above, we have successfully implemented SC by the skyrmionic logic devices. Despite the non-volatile advantage of skyrmion based devices, it is also necessary to evaluate the performance in terms of energy consumption, delay and area.
For the 8-bit stochastic multiplier, the energy consumption is about 1.264 pJ at T = 0 K (See Appendix D for energy calculation method), which is only about 5.5% of the CMOS based stochastic circuits [21] . In addition, the delay of our proposed skyrmionic stochastic multiplier is proportional to the SN, thus the whole delay of a N-bit SN stochastic multiplier is N × 19.6 ns. In contrast, the delay of the CMOS based stochastic circuits is nonlinear, growing exponentially as the SN increases [21] . Consequently, when SN > 12, the delay of skyrmionic stochastic multiplier will become lower than that of CMOS based stochastic circuits, and the delay of skyrmionic stochastic multiplier will be extremely lower as the SN continually increases [21] . For example, when SN = 20, the delay of skyrmionic stochastic multiplier will be only 0.37% of that of the CMOS based stochastic circuits. In the meantime, the 8-bit stochastic adder consumes about 1.224 pJ for 8-bit addition operation in about 137.6 ns, occupying about 0.6 μm 2 for one device, which is competitive in terms of time efficiency and energy cost with typical CMOS based stochastic circuits. Considering also the higher thermal stability, the proposed skyrmionic logic devices demonstrate broad prospects as advanced alternatives to implement SC.
Ⅴ. Conclusion
In this work, we propose a skyrmionic AND-OR logic device and two types of skyrmionic MUXs to implement SC. Thanks to the energy landscape designed by the VCMA effect or VCDMI effect, precise control of skyrmion-skyrmion collision is not required in our devices, thus enabling higher thermal stability. Based on the single-bit device, we further demonstrate an 8-bit stochastic multiplier and adder. Performance evaluation shows that our proposed skyrmionic logic devices outperform typical CMOS based circuits to execute SC in terms of energy consumption, time delay and area. Our work unfolds the great potential of skyrmionic logic devices to implement SC.
Appendix A: Simulation Methods
Micromagnetic simulations were performed by utilizing the GPU-accelerated simulation software mumax3 [48] . The dynamics at each site are depicted by the following Landau-Lifshitz-Gilbert (LLG) equation [4, 32] :
where eff is the effective field, including the contributions from the anisotropy field, exchange field, DMI field, demagnetization field and thermal field (when T ≠ 0 K). We enlarge the area of the device and adjust timing diagram (see Fig. 6(a-b) ) to enable the fluctuation of the skyrmions because of the high thermal stability of skyrmions in a wider racetrack [51] . Fig. 6 (c-e) shows the simulation results with different inputs. The volume of skyrmion dramatically increases and fluctuating a lot at T = 250 K, which limits the current density applied in driving the skyrmions [52] .
Basically, JSOT = 4.2 MA·cm -2 is applied to drive skyrmion motion but a lower current is used (JSOT = 2.9 MA·cm -2 ) when the second skyrmion moves to the AND lane. This is because the second skyrmion is more likely to crush at the edge while it fluctuates at We investigate SOT-driven skyrmion motion at different interfaces where DMI changes. A constant SOT current JSOT = 4 MA·cm -2 is applied along +x direction to drive skyrmion motion. As shown in Fig. 7(a) where the interface is exactly along y direction, skyrmion deflection is along +y direction when D1 ≤ D2. However, skyrmions will stop at the interface when D1 > D2. In contrast, in Fig. 7(b) , we find that an oblique interface can guide skyrmions along -y direction, which can be utilized to perform the MUX function. We further evaluate the effect of different DMI on the potential energy. We initialize a skyrmion at the left side of the nanotrack shown in Fig.   7 (c). Along this nanotrack, the DMI strength D increases from 3.2 mJ·m -2 at the left side to 3.8 mJ·m -2 at the right side. Due to the DMI gradient, the skyrmion will move freely to the right side and the energy is measured at each position. We can see that the potential energy in the region with a lower DMI is higher, which can be used to guide the motion of skyrmions. Besides, the energy difference between two regions is nearly proportional to the DMI difference. By enlarging the DMI difference between two adjacent regions, we can regulate the skyrmion in a more stable manner, and a higher current can be used to drive the skyrmion.
Appendix D: Energy Consumption Evaluation Method
Energy consumed to operate an 8-bit stochastic multiplication is equal to 8 times of a single-bit AND operation according to the discussion above. For a single-bit AND operation, the energy consumption W for a constant SOT current J is calculated by
where J is the current density flowing in the HM layer, SHM is the y-z cross area of HM layer, ρ is the resistivity of the HM layer [53] , l is the length of the HM layer in x direction and T is the time duration. According to the time diagram shown in Fig. 2(c 
